An Optimized Deep-Learning-Based Low Power Approximate Multiplier Design

نویسندگان

چکیده

Approximate computing is a popular field for low power consumption that used in several applications like image processing, video multimedia and data mining. This majorly performed with an arithmetic circuit particular multiplier. The multiplier the most essential element approximate where based on its performance. There are researchers worked reduction few decades, but design of not so easy. seems bigger challenge digital industries to minimum error rate higher accuracy. To overcome these issues, circuits applied Deep Learning (DL) approaches In recent times, DL method learning prediction accuracy fields. Therefore, Long Short-Term Memory (LSTM) time series this work computing. provide optimal solution, LSTM combined meta-heuristics Jellyfish search optimisation technique input aware deep learning-based (DLAM). work, jelly optimised model enhance metrics performance hyperparameters identified by optimisation. fine-tuning obtain solution perform proposed pre-trained generate libraries different truncation levels as function area, delay, metrics. experimental results 8-bit processing application shows achieved superior area very good rates.

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design of Area Optimized, Low Power, High Speed Multiplier Using Optimized PDP Full Adder

Fast multipliers are essential parts of digital signal processing systems. The speed of multiply operation is of great importance in digital signal processing as well as in the general purpose processors. Now a days, there are an increasing number of portable applications requiring small-area, low power and high throughput circuitry. The circuits with low power consumption become the major issu...

متن کامل

Low Power Shift and Add Multiplier Design

Today every circuit has to face the power consumption issue for both portable device aiming at large battery life and high end circuits avoiding cooling packages and reliability issues that are too complex. It is generally accepted that during logic synthesis power tracks well with area. This means that a larger design will generally consume more power. The multiplier is an important kernel of ...

متن کامل

Low Power Multiplier Optimized by Modified Partial Product Summation

Multiplication is a commonly used operation of Digital signal processing. The objective of a good multiplier is to provide a physically compact, high speed and a low power consuming chip. A low power multiplier using a dynamic range determination unit and a modified upper/lower left-to-right in the partial product summation is designed. The proposed multiplier is based on the modified booth alg...

متن کامل

Low Power Digital FIR Filter Design Using Optimized Adder and Multiplier

This paper proposes a design of low power and low delay digital finite-impulse response (FIR) filter. Nowadays, there are many portable applications requiring low power and high throughput than ever before. Thus, low power system design has become a significant performance goal. The Finite Impulse Response (FIR) Filter is the important component for designing an efficient digital signal process...

متن کامل

Modified 32-Bit Shift-Add Multiplier Design for Low Power Application

Multiplication is a basic operation in any signal processing application. Multiplication is the most important one among the four arithmetic operations like addition, subtraction, and division. Multipliers are usually hardware intensive, and the main parameters of concern are high speed, low cost, and less VLSI area. The propagation time and power consumption in the multiplier are always high. ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Computer systems science and engineering

سال: 2023

ISSN: ['0267-6192']

DOI: https://doi.org/10.32604/csse.2023.027744